Modern VLSI readout chips for strip and pixel detectors contain many electronic channels which all should behave exactly alike in order to give the optimal performance. However, good matching is often very di cult to achieve due to many design constraints. In this paper, a simple concept for automatic adjustment of important VLSI circuit properties simultaneously in all readout channels is presented. The tuning is performed by applying a test injection pulse and, if necessary, a reference signal to all cells simultaneously. A simple circuit in each channel adjusts the control voltage on a storage capacitor until matching is optimal. An application of this concept in a self adjusting delay circuit is presented and other possible applications are discussed.
Introduction
Semiconductor detectors with VLSI readout electronics are widely used in particle physics 1] and gain increasing importance in biomedical and other applications. While early readout chips for strip detectors contained only charge sensitive preampli ers and fairly simple readout schemes 2], modern chips for special applications often include additional circuitry like comparators for hit detection or sparse readout capabilities 3]. This requires very compact designs, especially for pixel readout chips 4] 5], where preampli er, discriminator and sparse readout logic must t onto a circuit area of only 0:02 mm 2 Preprint submitted to Elsevier Sciencepixel circuit may only dissipate very little power (a maximum power dissipation of 60 W per Pixel is allowed in the ATLAS experiment) in order to keep the self heating of the chips at a reasonable level.
While an o ine correction of pedestals or gain values for every individual channel is possible for the 'simple' readout concepts, this is no longer true for more complex readout schemes and applications with more than 10 6 channels. Channel to channel variations in gain, dc-o set or comparator threshold result in a loss of data or excessive noise hit rates, which has to be avoided. Therefore it is necessary in these systems to achieve a very good uniformity of several circuit properties among di erent channels and, even more importantly, among di erent readout chips. The requirements of small circuit area, high speed, low power consumption and good channel to channel matching often cannot be ful lled simultaneously. Furthermore, chip to chip component mismatch, temperature e ects, ageing and the deterioration of transistor properties after radiation damage have to be considered.
In this paper, we propose to simplify the chip designs and to improve circuit performance by dropping the requirement of matching circuit properties. Instead, matching performance is achieved by providing the possibility for adjusting important circuit properties individually in each channel. With the proposed simple concept, it is possible to perform these adjustments simultaneously in all channels with no need for external action on each cell (as it would be the case if, for example, DACs or analog storage cells were programmed externally for each cell). Even the several thousand cells of a pixel chip can thus be tuned very easily. Due to a slow drift of the parameters with time, the adjustment has to be regularly refreshed. This should be possible even in accelerator experiments and is straightforward e.g. in biomedical applications. A major advantage of this concept is the complete independence of channel parameters from component matching, temperature, ageing and radiation induced damage.
After a general description of the concept, we describe a self adjusting timer circuit suitable for pixel readout applications as an example and then discuss brie y other possible applications. In order to adjust circuit properties individually in each cell of a multi-channel circuit, a corresponding control value has to be stored in each cell. The simplest way is to use a voltage stored on a capacitor, as indicated in g. 1 (other solutions are possible). This voltage controls the property which is to be adjusted like the threshold of a discriminator, the gain of an ampli er or internal delays. It can be increased and decreased in very small steps by a simple charge redistribution circuit. The decision whether to increase or decrease the control value is taken by an evaluation section in each cell which analyses the output of the circuit. This section may compare the output signal with an external reference signal which is distributed to all cells. The adjustment procedure is very simple: the evaluation circuits in all cells are enabled by a global signal, and input pulses as well as a possible reference signal are distributed to all cells. After each test injection, the control voltage in each cell automatically increases or decreases in small steps until the desired output behaviour is reached. It is evident that care must be taken to reduce all possible leakage currents which may slowly discharge the storage capacitor and therefore produce a slow drift of the control voltage. Regular 'refresh' tuning cycles will therefore be needed in this analog concept which can be easily accepted as long as the rate is reasonably low. A digital storage of the control value is also possible, but such solutions require much more chip area.
A Self Adjusting Monostable Circuit
As an example, a self adjusting monostable circuit has been designed, build and tested. The circuit can be used in pixel readout chips like the LHC1 chip, which is presently being developed at CERN, based on the OMEGA design 5]. After a short description of the LHC1 chip, the self adjusting monostable circuit is described, measured results are presented and possible improvements are discussed. The pixel unit cell of the LHC1 chip, which is aimed to meet the requirements of the ATLAS 6] experiment, is schematically drawn in g. 2. The charge signal of the pixel detector diode is ampli ed and compared to a xed threshold in each pixel. Signals can occur in 25 ns time intervals corresponding to the bunch structure of the LHC collider. The response of the preamplier/comparator has to be fast enough to correctly associate the hit signal with the corresponding bunch crossing. The hit pads are not immediately read out in this chip. Instead, the ATLAS rst level trigger signal, which is available approximately 2 s after the interaction, is used to select interesting events. In order to memorize a hit in a pixel cell, a mono op of 2 s pulse width is triggered by the comparator. If the trailing edge of the mono op output coincides with the rst level trigger signal, the cell contains a relevant hit and is read out. The mono ops of all pixel cells of the system therefore must be accurate to within 25 ns for a delay time of approximately 2 s, a precision of 1% which is di cult to achieve in CMOS technology. 
Delay Circuit
A monostable circuit which has been designed and implemented to illustrate the potential of self adjustment is shown schematically in g. 3. It consists of 5 parts:
(i) A ramp generation circuit which consists of switch S1, current sources I coarse and I fine and capacitor C ramp . The input signal IN opens S1 which starts a linearly decreasing ramp at C ramp . Current source I coarse provides the major part of the current needed to discharge C ramp in the desired delay time T del , while current source I fine is controlled by the voltage V fine and supplies a small correction current. V fine can be di erent in each channel and is adjusted by the feedback loop. Increasing V fine results in a higher current I fine which discharges C ramp faster and produces a shorter T del . (The extra current source I coarse is used to keep the current through I fine as small as possible in order to obtain a small @T del =@V fine .) (ii) A comparator with threshold close to GND which simply consists of four cascaded inverters to provide a fast output signal. C ramp is, in fact, the parasitic input capacitance of the comparator. (iii) A simple logic (consisting of 2 three-input gates). It compares the external reference signal REF with the output of the comparator OUT and generates a faster or slower signal depending on whether the delay time T del is too long or too short, respectively. The ENABLE-signal is used to switch o the regulation. (iv) A very simple charge redistribution circuit consisting of four transistor switches S2 ? S5, the (parasitic) capacitors C hi and C lo and the storage capacitor C fine (which is implemented as the gate capacitance of the I fine current source transistor) is used to increase or decrease the control voltage V fine in small steps. (v) The pass transistor S6 which isolates the storage capacitor from the charge redistribution circuit in order to reduce the drift of the control voltage to a minimum.
Before an input signal is applied, the capacitors C hi and C lo are charged to voltages V hi and V lo , respectively, by closing switches S2 and S5 with the PRECHARGE signal. An input signal is then applied (S1 is opened). The voltage at C ramp decreases linearly and when the threshold of the comparator is reached after the time T del , the OUT-signal becomes active. If the OUT-signal is faster than the reference signal REF, the logic generates a slower signal which closes switch S4. This decreases V fine by a small amount (which depends on the di erence between V fine and V lo , on the ratio between C lo and C fine , the resistance of the switches and the time mismatch) resulting in a longer T del in the next cycle. Correspondingly, V fine is increased if T del is too long. After many cycles, the output signal and the reference signal coincide. Further regulation is disabled with the ENABLE signal. This signal also controls the pass transistor S6 in order to reduce leakage currents which might discharge C fine .
It is obvious that the regulation steps using the simple charge redistribution circuit a priori do not depend on the time di erence between the output and reference signal. A slightly more complicated circuit using switched current sources (as used for instance in 7]) can have regulation steps which are proportional to the time mismatch. Such a circuit would therefore converge faster to the correct delay time. In practice, a fast regulation of large di erences between OUT and REF is not needed (assuming that this is done only once), and therefore the simpler circuit, which also has less charge injection problems, is used. For very small time di erences between OUT and REF (some ns), the regulation steps become in fact smaller in this circuit because the charge redistribution is not complete. This leads to a very smooth regulation and a low time jitter when the regulation is operating.
In a realistic application, the test signal should be injected at the input of the preampli er so that delay time variations in other parts of the circuit are included in the calibration as well.
Finally, it should be noted that due to the automatic adjustment, component matching is uncritical in the whole circuit. The precise value of the threshold of the comparator, for instance, is of no importance.
Circuit Performance
The circuit which was described in the previous section has been implemented using the MIETEC 2:4 m technology. 28 FETs are used to implement the ramp generation (3), the discriminator (8), the logic (12), the charge redistribution section (4) When the regulation is switched o , the delay time slowly drifts to lower values with a rate of below 1 ns per second at room temperature. The drift increases strongly with increasing chip temperature or with light exposure due to increased leakage of the reverse-biased drain-well-diode of pass transistor S6.
As these measurements show, this circuit is suitable for an application in an ATLAS pixel readout chip. Its time jitter is small (1 ns) compared to the 25 ns bunch crossing intervall and its time drift being less than 10 ?9 , the refresh cycles can have an extremly moderate rate of below 5 Hz. 
Possible Circuit Improvements
Following the general idea of the prototype circuit, several improvements are possible:
{ The well of the pass transistor can be connected to a voltage which always equals V fine (supplied by a simple unity gain bu er) so that leakage to the well is suppressed even more. { The logic gates can be incorporated in the charge redistribution circuit which reduces the number of transistors. { Finally, a process with smaller transistor dimensions will automatically improve on the drift due to a favorable scaling of the ratio between gate capacitance and drain leakage current. Figure 4 shows an improved analog circuit using only 19 transistors which is presently under test.
It should also be possible to use analog EEPROMS 8] to permanently store V fine so that tuning has to be performed only once.
The digital storage of control values eliminates the drift problem, but the circuit gets more complicated and requires much more chip area. In multichannel systems, however, parts of the feedback circuit, like the Evaluation Section, are needed only once. The tuning is then performed sequencially by connecting individual cells to a common Evaluation Circuit.
Examples for Other Applications
Some other examples for the application of self adjustment are given.
The most interesting case probably is the correction of threshold variations of discriminators where the requirements of good threshold uniformity, low power consumption and fast response time are hard to ful ll simultaneously. The adjustment of thresholds does not need an external reference signal: all channels are pulsed with the desired threshold charge through on-chip pulsing capacitors (or via the detector backplane, if possible). If the discriminator res upon an injection, its threshold is increased. The threshold is decreased if the discriminator does not re. After many cycles, all discriminator thresholds correspond exactly to the injected charge. It should be noted that this procedure automatically corrects for gain variations in the preampli er. This method requires good matching of the on-chip charge injection capacitors which is usually the case for devices with the same geometry 9].
Another example is the automatic masking of noisy channels. The procedure here is even simpler. After reseting mask ip ops in all channels, the chip is operated normally without any input signals applied. If a discriminator res, it automatically sets the mask bit of its cell and disables further unwanted signals. This method does not require a shift register or similar circuitry to access the individual mask ip ops.
A compensation of detector leakage currents can be performed with adjustable current sources. In a standard charge ampli er con guration with resistive feedback the compensation current can be adjusted until the dc output level of the preampli er is in the active range.
The adjustment of the charge gain (in an analog readout scheme) is more complicated, because an analog comparator is needed. If such a discriminator is already present in the cell, a two step procedure could be used: First, the comparator is adjusted to a given threshold voltage which is supplied externally. Second, the gain of the preampli er is adjusted as described in the rst section with a xed input charge.
Summary
The concept of self-adjusting circuits for VLSI readout chips has been presented. By including a simple regulation circuit in each channel, the adjustment of various circuit properties can be performed without external action on every individual cell by applying test pulses and, if needed, reference signals to all cells simultaneously. The adjustment is then automatically performed independently in each cell.
In order to apply this concept, the chip must contain a precise pulsing possibility for all channels and the chip should be capable of processing a large number of simultaneous signals. If this is not possible, the adjustment has to be performed in smaller groups of channels.
Due to slow drifts in the adjustment values, short 'refresh' cycles have to be repeated regularly. As the deviations from the desired value are very small, only few iterations are needed to reestablish matching. In most applications, the refresh cycles can be performed during already existing dead times so that no additional data loss is introduced. The reduction of the drift and hence of refresh cycles is the most challenging part of the design. The in uence of radiation damage and ionizing particles traversing the readout chip have to be studied.
The bene ts of self-adjusted circuits are excellent channel to channel matching independent of device properties, ageing or radiation damage, and superior circuit performance due to fewer constraints on the circuit design.
